

ABSTRACT OF THE DISCLOSURE

A semiconductor integrated circuit device of a low power consumption capable of performing under a low voltage has an array section 21 in which only low
5 threshold voltage MOS FETs are formed, and areas other than the array section 21 in which high threshold voltage MOS FETs whose threshold voltage is higher than that of each low threshold voltage MOS FET formed in the array section are formed.